

CY8C23433, CY8C23533

PSoC[®] Mixed-Signal Aray


Features

- Powerful Harvard Architecture Processor
 - M8C processor speeds to 24 MHz
 - 8x8 multiply, 32-bit accumulate
 - Low power at high speed
 - □ 3.0 to 5.25V operating voltage
 - Industrial temperature range: -40°C to +85°C

Advanced Peripherals (PSoC Blocks)

- □ 4 Rail-to-Rail analog PSoC Blocks provide:
 - Up to 14-bit ADCs
 - Up to 8-Bit DACs
 - Programmable gain amplifiers
- Programmable filters and comparators
- □ 4 Digital PSoC Blocks Provide:
 - 8- to 32-bit timers, counters, and PWMs
 - CRC and PRS modules
 - Full-duplex UART
 - Multiple SPI™ masters or slaves
 - Connectable to all GPIO pins
- Complex peripherals by combining blocks
- □ High-speed 8-bit SAR ADC optimized for motor control
- Precision, Programmable Clocking
 - □ Internal ±2.5% 24/48 MHz oscillator
 - □ High accuracy 24 MHz with optional 32 kHz crystal and PLL
 - Optional external oscillator, up to 24 MHz
 - □ Internal oscillator for watchdog and sleep
- Flexible On-Chip Memory
 - BK Bytes Flash program storage 50,000 erase/write cycles
 - 256 Bytes SRAM data storage
 - In-System Serial Programming (ISSP)
 - Partial Flash updates
 - Flexible protection modes
 - EEPROM emulation in Flash
- Programmable Pin Configurations
 - 25 mA Sink on all GPIO
 - Pull up, pull down, High z, strong, or open drain drive modes on all GPIO
 - Up to 10 Analog inputs on GPIO
 - Two 30 mA Analog outputs on GPIO
 - Configurable interrupt on all GPIO
- Additional System Resources
 - □ I²C[™] Slave, master, and multi-master to 400 kHz
 - Watchdog and sleep timers
 - User-configurable low voltage detection
 - Integrated supervisory circuit
 - On-chip precision voltage reference

- Complete Development Tools
 - □ Free development software (PSoC Designer[™])
 - □ Full-featured in-circuit emulator and programmer
 - Full speed emulation
 - Complex breakpoint structure
 - 128K Bytes trace memory





PSoC Functional Overview

The PSoC family consists of many Mixed-Signal Array with On-Chip Controller devices. These devices are designed to replace multiple traditional MCU-based system components with a low cost single-chip programmable device. PSoC devices include configurable blocks of analog and digital logic, and programmable interconnects. This architecture allows the user to create customized peripheral configurations that match the requirements of each individual application. Additionally, a fast CPU, Flash program memory, SRAM data memory, and configurable IO are included in a range of convenient pinouts and packages.

The PSoC architecture, as shown in the Logic Block Diagram on page 1, consists of four main areas: PSoC Core, Digital System, Analog System, and System Resources. Configurable global busing allows combining all the device resources into a complete custom system. The PSoC CY8C23x33 family can have up to three IO ports that connect to the global digital and analog interconnects, providing access to four digital blocks and four analog blocks.

PSoC Core

The PSoC Core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable GPIO (General Purpose IO).

The M8C CPU core is a powerful processor with speeds up to 24 MHz, providing a four MIPS 8-bit Harvard architecture microprocessor. The CPU uses an interrupt controller with 11 vectors, to simplify programming of real time embedded events. Program execution is timed and protected using the included Sleep and Watch Dog Timers (WDT).


Memory encompasses 8 KB of Flash for program storage, 256 bytes of SRAM for data storage, and up to 2 KB of EEPROM emulated using the Flash. Program Flash uses four protection levels on blocks of 64 bytes, allowing customized software IP protection.


The PSoC device incorporates flexible internal clock generators, including a 24 MHz IMO (internal main oscillator) accurate to $\pm 2.5\%$ over temperature and voltage. The 24 MHz IMO can also be doubled to 48 MHz for use by the digital system. A low power 32 kHz ILO (internal low speed oscillator) is provided for the Sleep timer and WDT. If crystal accuracy is desired, the ECO (32.768 kHz external crystal oscillator) is available for use as a Real Time Clock (RTC) and can optionally generate a crystal-accurate 24 MHz system clock using a PLL. The clocks, together with programmable clock dividers (as a System Resource), provide the flexibility to integrate almost any timing requirement into the PSoC device.

PSoC GPIOs provide connection to the CPU, digital and analog resources of the device. Each pin's drive mode may be selected from eight options, allowing great flexibility in external interfacing. Every pin also has the capability to generate a system interrupt on high level, low level, and change from last read.

Digital System

The Digital System consists of 4 digital PSoC blocks. Each block is an 8-bit resource that is used alone or combined with other blocks to form 8, 16, 24, and 32-bit peripherals, which are called user module references.





Digital peripheral configurations are:

- PWMs (8 to 32 bit)
- PWMs with Dead band (8 to 32 bit)
- Counters (8 to 32 bit)
- Timers (8 to 32 bit)
- UART 8 bit with selectable parity (up to 1)
- SPI master and slave (up to 1)
- I2C slave and master (1 available as a System Resource)
- Cyclical Redundancy Checker/Generator (8 to 32 bit)
- IrDA (up to 1)

Pseudo Random Sequence Generators (8 to 32 bit)

The digital blocks can be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This allows the optimum choice of system resources for your application. Family resources are shown in the table titled PSoC Device Characteristics on page 4.



Analog System


The Analog system consists of an 8-bit SAR ADC and four configurable blocks. The programmable 8-bit SAR ADC is an optimized ADC that runs up to 300 Ksps, with monotonic guarantee. It also has the features to support a motor control application.

Each analog block consists of an opamp circuit allowing the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the more common PSoC analog functions (most available as user modules) are:

- Filters (2 band pass, low-pass)
- Amplifiers (up to 2, with selectable gain to 48x)
- Instrumentation amplifiers (1 with selectable gain to 93x)
- Comparators (1, with 16 selectable thresholds)
- DAC (6 or 9 -bit DAC)
- Multiplying DAC (6 or 9 -bit DAC)
- High current output drivers (two with 30 mA drive)
- 1.3V reference (as a System Resource)
- DTMF dialer
- Modulators
- Correlators
- Peak detectors
- Many other topologies possible

Analog blocks are arranged in a column of three, which includes one CT (Continuous Time) and two SC (Switched Capacitor) blocks. The Analog Column 0 contains the SAR8 ADC block rather than the standard SC blocks.

Figure 2. Analog System Block Diagram





Additional System Resources

System Resources, some of which are listed in the previous sections, provide additional capability useful to complete systems. Additional resources include a multiplier, decimator, low voltage detection, and power on reset. Brief statements describing the merits of each system resource follow:

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks can be generated using digital PSoC blocks as clock dividers.
- A multiply accumulate (MAC) provides a fast 8-bit multiplier with 32-bit accumulate, to assist in both general math and digital filters.
- The decimator provides a custom hardware filter for digital signal processing applications including the creation of Delta Sigma ADCs.
- The I2C module provides 100 and 400 kHz communication over two wires. Slave, master, and multi-master modes are all supported.
- Low Voltage Detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced POR (Power On Reset) circuit eliminates the need for a system supervisor.
- An internal 1.3V reference provides an absolute reference for the analog system, including ADCs and DACs.

PSoC Device Characteristics

Depending on the PSoC device characteristics, the digital and analog systems can have 16, 8, or 4 digital blocks and 12, 6, or 3 analog blocks. The following table lists the resources available for specific PSoC device groups.

PSoC Part Number	Digital IO	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks	SAR8 ADC
CY8C29x66	up to 64	4	16	12	4	4	12	No
CY8C27x43	up to 44	2	8	12	4	4	12	No
CY8C24x94	56	1	4	48	2	2	6	No
CY8C23X33	up to 26	1	4	12	2	2 ^[1]	4	Yes
CY8C24x23A	up to 24	1	4	12	2	2	6	No
CY8C21x34	up to 28	1	4	28	0	2	4 ^[2]	No
CY8C21x23	16	1	4	8	0	2	4 ^[2]	No
CY8C20x34	up to 28	0	0	28	0	0	3 ^[3]	No

Table 1. PSoC Device Characteristics

Notes

1. One complete column, plus one Continuous Time Block.

2. Limited analog functionality.

3. Two analog blocks and one CapSense

The quickest path to understanding the PSoC silicon is by reading this data sheet and using the PSoC Designer Integrated Development Environment (IDE). This data sheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications. For in-depth information, along with detailed programming information, refer the PSoC Mixed-Signal Array Technical Reference Manual.

For latest Ordering, Packaging, and Electrical Specification information, refer the latest PSoC device data sheets on the web at http://www.cypress.com/psoc.

To determine which PSoC device meets your requirements, navigate through the PSoC Decision Tree in the Application Note AN2209 at http://www.cypress.com and select Application Notes under the Design Resources.

Development Kits

Development Kits are available from the following distributors: Digi-Key, Avnet, Arrow, and Future. The Cypress Online Store contains development kits, C compilers, and all accessories for PSoC development. Go to the Cypress Online Store web site at http://www.cypress.com/onlinestore.

Technical Training Modules

Free PSoC technical training modules are available for users new to PSoC. Training modules cover designing, debugging, advanced analog and CapSense. Go to http://www.cypress.com.

Consultants


Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant go to http://www.cypress.com, click on Design Support located at the top of the web page, and select CYPros Consultants.

Technical Support

PSoC application engineers take pride in fast and accurate response. They can be reached with a 4-hour guaranteed response at http://www.cypress.com/support.

Application Notes

A long list of application notes can assist you in every aspect of your design effort. To view the PSoC application notes, go to http://www.cypress.com/psocapnotes.






Development Tools

PSoC Designer is a Microsoft[®] Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE and application runs on Windows NT 4.0, Windows 2000, Windows Millennium (Me), or Windows XP (refer PSoC Designer Subsystems on page 5).

PSoC Designer helps the customer to select an operating configuration for the PSoC, write application code that uses the PSoC, and debug the application. This system provides design database management by project, an integrated debugger with In-Circuit Emulator, in-system programming support, and the CYASM macro assembler for the CPUs.

PSoC Designer also supports a high-level C language compiler developed specifically for the devices in the family.

Figure 3. PSoC Designer Subsystems



PSoC Designer Software Subsystems

Device Editor

The Device Editor subsystem allows the user to select different onboard analog and digital components called user modules using the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters.

The device editor also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic configuration allows for changing configurations at run time.

PSoC Designer sets up power on initialization tables for selected PSoC block configurations and creates source code for an application framework. The framework contains software to operate the selected components and, if the project uses more than one operating configuration, contains routines to switch between different sets of PSoC block configurations at run time. PSoC Designer can print out a configuration sheet for a given project configuration for use during application programming in conjunction with the Device Data Sheet. Once the framework is generated, the user can add application-specific code to flesh out the framework. It is also possible to change the selected components and regenerate the framework.

Design Browser

The Design Browser allows users to select and import preconfigured designs into the user's project. Users can easily browse a catalog of preconfigured designs to facilitate time-to-design. Examples provided in the tools include a 300-baud modem, LIN Bus master and slave, fan controller, and magnetic card reader.

Application Editor

In the Application Editor you can edit your C language and Assembly language source code. You can also assemble, compile, link, and build.

Assembler. The macro assembler allows the assembly code to be merged seamlessly with C code. The link libraries automatically use absolute addressing or can be compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compiler. A C language compiler is available that supports the PSoC family of devices. Even if you have never worked in the C language before, the product quickly allows you to create complete C programs for the PSoC family devices.

The embedded, optimizing C compiler provides all the features of C tailored to the PSoC architecture. It comes complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.



Debugger

The PSoC Designer Debugger subsystem provides hardware in-circuit emulation, allowing the designer to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow the designer to read and program and read and write data memory, read and write IO registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest.

Online Help System

The online help system displays online, context-sensitive help for the user. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer in getting started.

Hardware Tools

In-Circuit Emulator

A low cost, high functionality ICE (In-Circuit Emulator) is available for development support. This hardware has the capability to program single devices.

The emulator consists of a base unit that connects to the PC by way of a USB port. The base unit is universal and can operate with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24 MHz) operation.

Designing with User Modules

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions. Each block has several registers that determine its function and connectivity to other blocks, multiplexers, buses and to the IO pins. Iterative development cycles permit you to adapt the hardware and the software. This substantially lowers the risk of having to select a different part to meet the final design requirements.


To speed the development process, the PSoC Designer Integrated Development Environment (IDE) provides a library of pre-built, pre-tested hardware peripheral functions, called "User Modules." User modules make selecting and implementing peripheral devices simple, and come in analog, digital, and mixed signal varieties. The standard User Module library contains over 50 common peripherals such as ADCs, DACs Timers, Counters, UARTs, and other uncommon peripherals such as DTMF Generators and Bi-Quad analog filter sections.

Each user module establishes the basic register settings that implement the selected function. It also provides parameters that allow you to tailor its precise configuration to your particular application. For example, a Pulse Width Modulator User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. User modules also provide tested software to cut your development time. The user module application programming interface (API) provides high-level functions to control and respond to hardware events at run-time. The API also provides optional interrupt service routines that you can adapt as needed.

The API functions are documented in user module data sheets that are viewed directly in the PSoC Designer IDE. These data sheets explain the internal operation of the user module and provide performance specifications. Each data sheet describes the use of each user module parameter and documents the setting of each register controlled by the user module.

The development process starts when you open a new project and bring up the Device Editor, a graphical user interface (GUI) for configuring the hardware. You pick the user modules you need for your project and map them onto the PSoC blocks with point-and-click simplicity. Next, you build signal chains by interconnecting user modules to each other and the IO pins. At this stage, you also configure the clock source connections and enter parameter values directly or by selecting values from drop-down menus. When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Application" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the high-level user module API functions.

Figure 4. User Module/Source Code Development Flows





The next step is to write your main program, and any sub-routines using PSoC Designer's Application Editor subsystem. The Application Editor includes a Project Manager that allows you to open the project source code files (including all generated code files) from a hierarchal view. The source code editor provides syntax coloring and advanced edit features for both C and assembly language. File search capabilities include simple string searches and recursive "grep-style" patterns. A single mouse click invokes the Build Manager. It employs a professional-strength "makefile" system to automatically analyze all file dependencies and run the compiler and assembler as necessary. Project-level options control optimization strategies used by the compiler and linker. Syntax errors are displayed in a console window. Double clicking the error message takes you directly to the offending line of source code. When all is correct, the linker builds a HEX file image suitable for programming.

The last step in the development process takes place inside the PSoC Designer's Debugger subsystem. The Debugger downloads the HEX image to the In-Circuit Emulator (ICE) where it runs at full speed. Debugger capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the Debugger provides a large trace buffer and allows you define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.

Document Conventions

Acronyms Used

The following table lists the acronyms that are used in this document.

Table 2.	Acronyms Used	
----------	---------------	--

Acronym	Description
AC	alternating current
ADC	analog-to-digital converter
API	application programming interface
CPU	central processing unit
СТ	continuous time
DAC	digital-to-analog converter
DC	direct current
EEPROM	electrically erasable programmable read-only memory
FSR	full scale range
GPIO	general purpose IO
10	input/output
IPOR	imprecise power on reset
LSb	least-significant bit
LVD	low voltage detect
MSb	most-significant bit
PC	program counter
POR	power on reset
PPOR	precision power on reset
PSoC®	Programmable System-on-Chip™

Table 2. Acronyms Used (continued)

Acronym	Description
PWM	pulse width modulator
RAM	random access memory
ROM	read only memory
SC	switched capacitor

Units of Measure

A units of measure table is located in the section Electrical Specifications on page 14. Table 8 on page 14 lists all the abbreviations used to measure the PSoC devices.

Numeric Naming

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h' or 'b' are decimal.



Pinouts

The PSoC CY8C23X33 is available in 32-pin QFN and 28-pin SSOP packages. Every port pin (labeled with a "P"), except for Vss and Vdd in the following table and illustration, is capable of Digital IO.

32-Pin Part Pinout

Table 3. Pin Definitions - 32-Pin (QFN**)

NO. Digital Analog Name 1 IO P2[7] GPIO 2 IO P2[5] GPIO 3 IO I P2[3] Direct Switched Capacitor Block Input 4 IO I P2[1] Direct Switched Capacitor Block Input 5 IO AVref P3[0] ^[4] GPIO/ADC Vref (optional) 6 NC No Connection 7 IO P1[7] I2C Serial Clock (SCL) 8 IO P1[5] I2C Serial Data (SDA) 9 NC No Connection 10 IO P1[3] GPIO 11 IO P1[3] GPIO 11 IO P1[1] GPIO, Crystal Input (XTALin), I2C Serial Clock (SCL), ISSP-SCLK* 12 Power Vss Ground Connection 13 IO P1[0] GPIO, Crystal Output (XTALout), I2C Serial Data (SDA), ISSP-SDATA* 14 IO P1[2] GPIO 15 IO P1[4] GPI	Pin	Ту	ре	Pin	GPIODirect Switched Capacitor Block InputDirect Switched Capacitor Block InputGPIO/ADC Vref (optional)No ConnectionI2C Serial Clock (SCL)I2C Serial Data (SDA)No ConnectionGPIOGPIO, Crystal Input (XTALin), I2C Serial Clock (SCL), ISSP-SCLK*Ground ConnectionGPIO, Crystal Output (XTALout), I2C Serial Data (SDA), ISSP-SDATA*GPIOGPIO, External Clock IP					
2 IO P2[5] GPIO 3 IO I P2[3] Direct Switched Capacitor Block Input 4 IO I P2[1] Direct Switched Capacitor Block Input 5 IO AVref P3[0] ^[4] GPIO/ADC Vref (optional) 6 NC No Connection NC 7 IO P1[7] I2C Serial Clock (SCL) 8 IO P1[8] GPIO 10 IO P1[7] I2C Serial Input (XTALin), I2C Serial Clock (SCL) 8 IO P1[1] GPIO, Crystal Input (XTALin), I2C Serial Clock (SCL) (SCL), ISSP-SCLK* 11 IO P1[1] GPIO, Crystal Output (XTALout), I2C Serial Data (SDA), ISSP-SDATA* 14 IO P1[2] GPIO External Clock IP 15 IO P1[4] GPIO External Clock IP 16 NC No Connection NC 17 IO P1[6] GPIO 18 Input XRES Active High External Reset with Internal Pull Down <t< th=""><th>No.</th><th>Digital</th><th>Analog</th><th>Name</th><th>Description</th></t<>	No.	Digital	Analog	Name	Description					
3 IO I P2[3] Direct Switched Capacitor Block Input 4 IO I P2[1] Direct Switched Capacitor Block Input 5 IO AVref P3[0] ^[4] GPI0/ADC Vref (optional) 6 NC No Connection 7 IO P1[7] I2C Serial Clock (SCL) 8 IO P1[5] I2C Serial Data (SDA) 9 NC No Connection 10 IO P1[3] GPIO 11 IO P1[1] GPIO, Crystal Input (XTALin), I2C Serial Clock (SCL), ISSP-SCLK* 12 Power Vss Ground Connection 13 IO P1[2] GPIO 14 IO P1[2] GPIO 15 IO P1[4] GPIO, External Clock IP 16 NC No Connection 17 IO P1[6] GPIO 18 Input XRES Active High External Reset with Internal Pull Down 19 IO I P2[2] <t< td=""><td>1</td><td>IO</td><td></td><td>P2[7]</td><td>GPIO</td></t<>	1	IO		P2[7]	GPIO					
4 IO I P2[1] Direct Switched Capacitor Block Input 5 IO AVref P3[0] ^[4] GPI0/ADC Vref (optional) 6 NC No Connection 7 IO P1[7] I2C Serial Clock (SCL) 8 IO P1[5] I2C Serial Data (SDA) 9 NC No Connection 10 IO P1[3] GPIO 11 IO P1[3] GPIO 11 IO P1[1] GPIO, Crystal Input (XTALin), I2C Serial Clock (SCL), ISSP-SCLK* 12 Power Vss Ground Connection 13 IO P1[2] GPIO 13 IO P1[2] GPIO 14 IO P1[2] GPIO 15 IO P1[4] GPIO, External Clock IP 16 NC No Connection 17 IO P1[6] GPIO 18 Input XRES Active High External Reset with Internal Pull Down 19 IO	2	IO		P2[5]	GPIO					
5 IO AVref P3[0] ^[4] GPI0/ADC Vref (optional) 6 NC No Connection NC 7 IO P1[7] I2C Serial Clock (SCL) 8 IO P1[5] I2C Serial Data (SDA) 9 NC No Connection 10 IO P1[3] GPIO 11 IO P1[1] GPIO, Crystal Input (XTALin), I2C Serial Clock (SCL), ISSP-SCLK* 12 Power Vss Ground Connection 13 IO P1[0] GPIO, Crystal Output (XTALout), I2C Serial Data (SDA), ISSP-SDATA* 14 IO P1[2] GPIO 15 IO P1[6] GPIO 16 NC No Connection 17 IO P1[6] GPIO 18 Input XRES Active High External Reset with Internal Pull Down 19 IO I P2[2] Direct Switched Capacitor Block Input 21 IO P2[6] External Analog Ground (AGnd) 22 IO P2	3	Ю	I	P2[3]	Direct Switched Capacitor Block Input					
6 NC No Connection 7 IO P1[7] I2C Serial Clock (SCL) 8 IO P1[5] I2C Serial Data (SDA) 9 NC No Connection 10 IO P1[3] GPIO 11 IO P1[1] GPIO, Crystal Input (XTALin), I2C Serial Clock (SCL), ISSP-SCLK* 12 Power Vss Ground Connection 13 IO P1[0] GPIO, Crystal Output (XTALout), I2C Serial Data (SDA), ISSP-SDATA* 14 IO P1[2] GPIO 15 IO P1[4] GPIO, External Clock IP 16 NC No Connection 17 IO P1[6] GPIO 18 Input XRES Active High External Reset with Internal Pull Down 19 IO I P2[2] Direct Switched Capacitor Block Input 20 IO I P2[2] Direct Switched Capacitor Block Input 21 IO P2[4] External Analog Ground (AGnd) 22 22 <t< td=""><td>4</td><td>Ю</td><td>I</td><td>P2[1]</td><td>Direct Switched Capacitor Block Input</td></t<>	4	Ю	I	P2[1]	Direct Switched Capacitor Block Input					
7 IO P1[7] I2C Serial Clock (SCL) 8 IO P1[5] I2C Serial Data (SDA) 9 NC No Connection 10 IO P1[3] GPIO 11 IO P1[1] GPIO, Crystal Input (XTALin), I2C Serial Clock (SCL), ISSP-SCLK* 12 Power Vss Ground Connection 13 IO P1[0] GPIO, Crystal Output (XTALout), I2C Serial Data (SDA), ISSP-SDATA* 14 IO P1[2] GPIO 15 IO P1[4] GPIO, External Clock IP 16 NC No Connection 17 IO P1[6] GPIO 18 Input XRES Active High External Reset with Internal Pull Down 19 IO I P2[0] Direct Switched Capacitor Block Input 21 IO P2[4] External Analog Ground (AGnd) 22 IO P2[6] External Voltage Reference (VRef) 23 IO I P0[0] Analog Column Mux Input and ADC Input	5	Ю	AVref	P3[0] ^[4]	GPIO/ADC Vref (optional)					
8 IO P1[5] I2C Serial Data (SDA) 9 NC No Connection 10 IO P1[3] GPIO 11 IO P1[1] GPIO, Crystal Input (XTALin), I2C Serial Clock (SCL), ISSP-SCLK* 12 Power Vss Ground Connection 13 IO P1[0] GPIO, Crystal Output (XTALout), I2C Serial Data (SDA), ISSP-SDATA* 14 IO P1[2] GPIO 15 IO P1[4] GPIO, External Clock IP 16 NC No Connection 17 IO P1[6] GPIO 18 Input XRES Active High External Reset with Internal Pull Down 19 IO I P2[0] Direct Switched Capacitor Block Input 20 IO I P2[2] Direct Switched Capacitor Block Input 21 IO P2[6] External Analog Ground (AGnd) 22 IO P2[6] External Voltage Reference (VRef) 23 IO I P0[0] Analog Column Mux Input and ADC I	6			NC	No Connection					
9 NC No Connection 10 IO P1[3] GPIO 11 IO P1[1] GPIO, Crystal Input (XTALin), I2C Serial Clock (SCL), ISSP-SCLK* 12 Power Vss Ground Connection 13 IO P1[0] GPIO, Crystal Output (XTALout), I2C Serial Data (SDA), ISSP-SDATA* 14 IO P1[2] GPIO 15 IO P1[4] GPIO, External Clock IP 16 NC No Connection 17 IO P1[6] GPIO 18 Input XRES Active High External Reset with Internal Pull Down 19 IO I P2[0] Direct Switched Capacitor Block Input 20 IO P2[4] External Analog Ground (AGnd) 22 IO P2[6] External Voltage Reference (VRef) 23 IO I P0[0] Analog Column Mux Input and ADC Input 24 IO I P0[2] Analog Column Mux Input and ADC Input 25 NC No Connection NC	7	Ю		P1[7]	I2C Serial Clock (SCL)					
10IOP1[3]GPIO11IOP1[1]GPIO, Crystal Input (XTALin), I2C Serial Clock (SCL), ISSP-SCLK*12PowerVssGround Connection13IOP1[0]GPIO, Crystal Output (XTALout), I2C Serial Data (SDA), ISSP-SDATA*14IOP1[2]GPIO15IOP1[4]GPIO, External Clock IP16NCNo Connection17IOP1[6]GPIO18InputXRESActive High External Reset with Internal Pull Down19IOIP2[0]Direct Switched Capacitor Block Input20IOIP2[2]Direct Switched Capacitor Block Input21IOP2[4]External Analog Ground (AGnd)22IOP2[6]External Voltage Reference (VRef)23IOIP0[0]Analog Column Mux Input and ADC Input24IOIP0[2]Analog Column Mux Input and ADC Input25NCNo Connection26IOIP0[4]27IOIP0[6]28PowerVddSupply Voltage29IOIP0[7]Analog Column Mux Input, Column Output and ADC Input31IOIOP0[5]Analog Column Mux Input, Column Output and ADC Input	8	Ю		P1[5]	I2C Serial Data (SDA)					
1IOP1[1]GPIO, Crystal Input (XTALin), I2C Serial Clock (SCL), ISSP-SCLK*12PowerVssGround Connection13IOP1[0]GPIO, Crystal Output (XTALout), I2C Serial Data (SDA), ISSP-SDATA*14IOP1[2]GPIO15IOP1[4]GPIO, External Clock IP16NCNo Connection17IOP1[6]GPIO18InputXRESActive High External Reset with Internal Pull Down19IOIP2[0]Direct Switched Capacitor Block Input20IOIP2[2]Direct Switched Capacitor Block Input21IOP2[4]External Analog Ground (AGnd)22IOP2[6]External Voltage Reference (VRef)23IOIP0[0]Analog Column Mux Input and ADC Input24IOIP0[2]Analog Column Mux Input and ADC Input25NCNo Connection26IOIP0[4]Analog Column Mux Input and ADC Input28PowerVddSupply Voltage29IOIP0[7]Analog Column Mux Input and ADC Input30IOIOP0[5]Analog Column Mux Input, Column Output and ADC Input31IOIOP0[3]Analog Column Mux Input, Column Output and ADC Input	9			NC	No Connection					
I2PowerVssGround Connection13IOP1[0]GPIO, Crystal Output (XTALout), I2C Serial Data (SDA), ISSP-SDATA*14IOP1[2]GPIO15IOP1[4]GPIO, External Clock IP16NCNo Connection17IOP1[6]GPIO18InputXRESActive High External Reset with Internal Pull Down19IOIP2[0]Direct Switched Capacitor Block Input20IOIP2[2]Direct Switched Capacitor Block Input21IOP2[4]External Analog Ground (AGnd)22IOP2[6]External Voltage Reference (VRef)23IOIP0[0]Analog Column Mux Input and ADC Input24IOIP0[2]Analog Column Mux Input and ADC Input25NCNo Connection26IOIP0[4]27IOIP0[6]30IOIOP0[5]31IOIOP0[5]31IOIOP0[3]31IOIOP0[3]Analog Column Mux Input, Column Output and ADC Input31IOIOP0[3]Analog Column Mux Input, Column Output and ADC Input	10	Ю		P1[3]	GPIO					
13IOP1[0]GPIO, Crystal Output (XTALout), I2C Serial Data (SDA), ISSP-SDATA*14IOP1[2]GPIO15IOP1[4]GPIO, External Clock IP16NCNo Connection17IOP1[6]GPIO18InputXRESActive High External Reset with Internal Pull Down19IOIP2[0]Direct Switched Capacitor Block Input20IOIP2[2]Direct Switched Capacitor Block Input21IOP2[4]External Analog Ground (AGnd)22IOP2[6]External Voltage Reference (VRef)23IOIP0[0]Analog Column Mux Input and ADC Input24IOIP0[2]Analog Column Mux Input and ADC Input25NCNo Connection26IOIP0[4]Analog Column Mux Input and ADC Input27IOIP0[6]Analog Column Mux Input and ADC Input28PowerVddSupply Voltage29IOIP0[7]Analog Column Mux Input, column Output and ADC Input30IOIOP0[5]Analog Column Mux Input, Column Output and ADC Input31IOIOP0[3]Analog Column Mux Input, Column Output and ADC Input	11	IO		P1[1]						
I4 IO P1[2] GPIO 15 IO P1[4] GPIO, External Clock IP 16 NC No Connection 17 IO P1[6] GPIO 18 Input XRES Active High External Reset with Internal Pull Down 19 IO I P2[0] Direct Switched Capacitor Block Input 20 IO I P2[2] Direct Switched Capacitor Block Input 21 IO P2[4] External Analog Ground (AGnd) 22 IO P2[6] External Voltage Reference (VRef) 23 IO I P0[0] Analog Column Mux Input and ADC Input 24 IO I P0[2] Analog Column Mux Input and ADC Input 25 NC No Connection No 26 IO I P0[4] Analog Column Mux Input and ADC Input 27 IO I P0[6] Analog Column Mux Input and ADC Input 28 Power Vdd Supply Voltage P0 29 IO I P0[7] Analog Column Mux Input, column Output and ADC Input	12	Po	wer	Vss	Ground Connection					
15IOP1[4]GPIO, External Clock IP16NCNo Connection17IOP1[6]GPIO18InputXRESActive High External Reset with Internal Pull Down19IOIP2[0]Direct Switched Capacitor Block Input20IOIP2[2]Direct Switched Capacitor Block Input21IOP2[4]External Analog Ground (AGnd)22IOP2[6]External Voltage Reference (VRef)23IOIP0[0]Analog Column Mux Input and ADC Input24IOIP0[2]Analog Column Mux Input and ADC Input25NCNo Connection26IOIP0[4]Analog Column Mux Input and ADC Input27IOIP0[6]Analog Column Mux Input and ADC Input28PowerVddSupply Voltage29IOIP0[7]Analog Column Mux Input and ADC Input30IOIOP0[5]Analog Column Mux Input, Column Output and ADC Input31IOIOP0[3]Analog Column Mux Input, Column Output and ADC Input	13	IO		P1[0]						
16NCNo Connection17IOP1[6]GPIO18InputXRESActive High External Reset with Internal Pull Down19IOIP2[0]Direct Switched Capacitor Block Input20IOIP2[2]Direct Switched Capacitor Block Input21IOP2[4]External Analog Ground (AGnd)22IOP2[6]External Voltage Reference (VRef)23IOIP0[0]Analog Column Mux Input and ADC Input24IOIP0[2]Analog Column Mux Input and ADC Input25NCNo Connection26IOIP0[4]Analog Column Mux Input and ADC Input27IOIP0[6]Analog Column Mux Input and ADC Input28PowerVddSupply Voltage29IOIP0[7]Analog Column Mux Input and ADC Input30IOIOP0[5]Analog Column Mux Input, Column Output and ADC Input31IOIOP0[3]Analog Column Mux Input, Column Output and ADC Input	14	IO		P1[2]	GPIO					
17IOP1[6]GPIO18InputXRESActive High External Reset with Internal Pull Down19IOIP2[0]Direct Switched Capacitor Block Input20IOIP2[2]Direct Switched Capacitor Block Input21IOP2[4]External Analog Ground (AGnd)22IOP2[6]External Voltage Reference (VRef)23IOIP0[0]Analog Column Mux Input and ADC Input24IOIP0[2]Analog Column Mux Input and ADC Input25NCNo Connection26IOIP0[4]Analog Column Mux Input and ADC Input27IOIP0[6]Analog Column Mux Input and ADC Input28PowerVddSupply Voltage29IOIP0[7]Analog Column Mux Input and ADC Input30IOIOP0[5]Analog Column Mux Input, Column Output and ADC Input31IOIOP0[3]Analog Column Mux Input, Column Output and ADC Input	15	IO		P1[4]	GPIO, External Clock IP					
18InputXRESActive High External Reset with Internal Pull Down19IOIP2[0]Direct Switched Capacitor Block Input20IOIP2[2]Direct Switched Capacitor Block Input21IOP2[4]External Analog Ground (AGnd)22IOP2[6]External Voltage Reference (VRef)23IOIP0[0]Analog Column Mux Input and ADC Input24IOIP0[2]Analog Column Mux Input and ADC Input25NCNcNo Connection26IOIP0[4]Analog Column Mux Input and ADC Input27IOIP0[6]Analog Column Mux Input and ADC Input28PowerVddSupply Voltage29IOIP0[7]Analog Column Mux Input and ADC Input30IOIOP0[5]Analog Column Mux Input, Column Output and ADC Input31IOIOP0[3]Analog Column Mux Input, Column Output and ADC Input	16			NC	No Connection					
19IOIP2[0]Direct Switched Capacitor Block Input20IOIP2[2]Direct Switched Capacitor Block Input21IOP2[4]External Analog Ground (AGnd)22IOP2[6]External Voltage Reference (VRef)23IOIP0[0]Analog Column Mux Input and ADC Input24IOIP0[2]Analog Column Mux Input and ADC Input25NCNo Connection26IOIP0[4]Analog Column Mux Input and ADC Input27IOIP0[6]Analog Column Mux Input and ADC Input28PowerVddSupply Voltage29IOIP0[7]Analog Column Mux Input and ADC Input30IOIOP0[5]Analog Column Mux Input, Column Output and ADC Input31IOIOP0[3]Analog Column Mux Input, Column Output and ADC Input	17	Ю		P1[6]	GPIO					
20IOIP2[2]Direct Switched Capacitor Block Input21IOP2[4]External Analog Ground (AGnd)22IOP2[6]External Voltage Reference (VRef)23IOIP0[0]Analog Column Mux Input and ADC Input24IOIP0[2]Analog Column Mux Input and ADC Input25NCNo Connection26IOIP0[4]Analog Column Mux Input and ADC Input27IOIP0[6]Analog Column Mux Input and ADC Input28PowerVddSupply Voltage29IOIP0[7]Analog Column Mux Input and ADC Input30IOIOP0[5]Analog Column Mux Input, Column Output and ADC Input31IOIOP0[3]Analog Column Mux Input, Column Output and ADC Input	18	Inj	out	XRES	Active High External Reset with Internal Pull Down					
21IOP2[4]External Analog Ground (AGnd)22IOP2[6]External Voltage Reference (VRef)23IOIP0[0]Analog Column Mux Input and ADC Input24IOIP0[2]Analog Column Mux Input and ADC Input25NCNCNo Connection26IOIP0[4]Analog Column Mux Input and ADC Input27IOIP0[6]Analog Column Mux Input and ADC Input28PowerVddSupply Voltage29IOIP0[7]Analog Column Mux Input and ADC Input30IOIOP0[5]Analog Column Mux Input, Column Output and ADC Input31IOIOP0[3]Analog Column Mux Input, Column Output and ADC Input	19	Ю	I	P2[0]	Direct Switched Capacitor Block Input					
22IOP2[6]External Voltage Reference (VRef)23IOIP0[0]Analog Column Mux Input and ADC Input24IOIP0[2]Analog Column Mux Input and ADC Input25NCNo Connection26IOIP0[4]Analog Column Mux Input and ADC Input27IOIP0[6]Analog Column Mux Input and ADC Input28PowerVddSupply Voltage29IOIP0[7]Analog Column Mux Input and ADC Input30IOIOP0[5]Analog Column Mux Input, Column Output and ADC Input31IOIOP0[3]Analog Column Mux Input, Column Output and ADC Input	20	Ю	I	P2[2]	Direct Switched Capacitor Block Input					
23IOIP0[0]Analog Column Mux Input and ADC Input24IOIP0[2]Analog Column Mux Input and ADC Input25NCNCNo Connection26IOIP0[4]Analog Column Mux Input and ADC Input27IOIP0[6]Analog Column Mux Input and ADC Input28PowerVddSupply Voltage29IOIP0[7]Analog Column Mux Input and ADC Input30IOIOP0[5]Analog Column Mux Input, Column Output and ADC Input31IOIOP0[3]Analog Column Mux Input, Column Output and ADC Input	21	Ю		P2[4]	External Analog Ground (AGnd)					
24IOIP0[2]Analog Column Mux Input and ADC Input25NCNCNo Connection26IOIP0[4]Analog Column Mux Input and ADC Input27IOIP0[6]Analog Column Mux Input and ADC Input28PowerVddSupply Voltage29IOIP0[7]Analog Column Mux Input and ADC Input30IOIOP0[5]Analog Column Mux Input, Column Output and ADC Input31IOIOP0[3]Analog Column Mux Input, Column Output and ADC Input	22	Ю		P2[6]	External Voltage Reference (VRef)					
25 NC No Connection 26 IO I P0[4] Analog Column Mux Input and ADC Input 27 IO I P0[6] Analog Column Mux Input and ADC Input 28 Power Vdd Supply Voltage 29 IO I P0[7] Analog Column Mux Input and ADC Input 30 IO IO P0[5] Analog Column Mux Input, Column Output and ADC Input 31 IO IO P0[3] Analog Column Mux Input, Column Output and ADC Input	23	Ю	I	P0[0]	Analog Column Mux Input and ADC Input					
26IOIP0[4]Analog Column Mux Input and ADC Input27IOIP0[6]Analog Column Mux Input and ADC Input28PowerVddSupply Voltage29IOIP0[7]Analog Column Mux Input and ADC Input30IOIOP0[5]Analog Column Mux Input, Column Output and ADC Input31IOIOP0[3]Analog Column Mux Input, Column Output and ADC Input	24	Ю	I	P0[2]	Analog Column Mux Input and ADC Input					
27 IO I P0[6] Analog Column Mux Input and ADC Input 28 Power Vdd Supply Voltage 29 IO I P0[7] Analog Column Mux Input and ADC Input 30 IO IO P0[5] Analog Column Mux Input, Column Output and ADC Input 31 IO IO P0[3] Analog Column Mux Input, Column Output and ADC Input	25			NC	No Connection					
28 Power Vdd Supply Voltage 29 IO I P0[7] Analog Column Mux Input and ADC Input 30 IO IO P0[5] Analog Column Mux Input, Column Output and ADC Input 31 IO IO P0[3] Analog Column Mux Input, Column Output and ADC Input	26	Ю	I	P0[4]	Analog Column Mux Input and ADC Input					
29IOIP0[7]Analog Column Mux Input and ADC Input30IOIOP0[5]Analog Column Mux Input, Column Output and ADC Input31IOIOP0[3]Analog Column Mux Input, Column Output and ADC Input	27	Ю	I	P0[6]	Analog Column Mux Input and ADC Input					
30 IO IO P0[5] Analog Column Mux Input, Column Output and ADC Input 31 IO IO P0[3] Analog Column Mux Input, Column Output and ADC Input	28	Po	wer	Vdd	Supply Voltage					
ADC Input 31 IO IO P0[3] Analog Column Mux Input, Column Output and ADC Input	29	Ю	I	P0[7]	Analog Column Mux Input and ADC Input					
ADC Input	30	IO	IO	P0[5]						
32 IO I P0[1] Analog Column Mux Input.and ADC Input	31	IO	IO	P0[3]						
	32	IO	I	P0[1]	Analog Column Mux Input.and ADC Input					

.j				
	Po[1], A, I Po[3], A, IO Po[5], A, IO	P0[7], A, I Vdd P0[6], A, I P0[4], A, I	SC	
GPIO, P2[7] GPIO, P2[5] A, I, P2[3] A, I, P2[1] AVREF, P3[0] NC I2C SCL, P1[7]			24 23 22 21 20 19 18	P0[2], A, I P0[0], A, I P2[6], VREF P2[4], AGND P2[2], A, I P2[0], A, I XRES
I2C SDA, P1[5]	0 0 7 7		.917 17 17	P1[6], GPIO
	NC GPIO P1[3] I2C SCL, XTALIn, P1[1]	VSS 12C SDA, XTALout, P1[0] GPIO, EXTCLK, P1[4]	NC	

Figure 5. CY8C23533 32-Pin PSoC Device

LEGEND: A = Analog, I = Input, and O = Output.

Note

4. Even though P3[0] is an odd port, it resides on the left side of the pinout.



CY8C23433, CY8C23533

28-Pin Part Pinout

Table 4. Pin Definitions - 28-Pin (SSOP)

Pin Number CY8C23433	Digital	Analog	Pin Name	Description
1	10	I	P0[7]	Analog Column Mux IP and ADC IP
2	10	Ю	P0[5]	Analog Column Mux IP and Column O/P and ADC IP
3	10	Ю	P0[3]	Analog Column Mux IP and Column O/P and ADC IP
4	10	Ι	P0[1]	Analog Column Mux IP and ADC IP
5	10		P2[7]	GPIO
6	10		P2[5]	GPIO
7	10	I	P2[3]	Direct Switched Capacitor Input
8	10	I	P2[1]	Direct Switched Capacitor Input
9	10	AVref	P3[0] ^[5]	GPIO/ADC Vref (optional)
10	10		P1[7]	I2C SCL
11	10		P1[5]	I2C SDA
12	10		P1[3]	GPIO
13	10		P1[1] ^[6]	GPIO, Xtal Input, I2C SCL, ISSP SCL
14	Pow	ver	Vss	Ground Pin
15	10		P1[0] ^[6]	GPIO, Xtal Output, I2C SDA, ISSP SDA
16	10		P1[2]	GPIO
17	10		P1[4]	GPIO, External Clock IP
18	10		P1[6]	GPIO
19	10		P3[1] ^[7]	GPIO
20	10	I	P2[0]	Direct Switched Capacitor Input
21	10	I	P2[2]	Direct Switched Capacitor Input
22	10		P2[4]	External Analog Ground (AGnd)
23	10		P2[6]	Analog Voltage Reference (VRef)
24	10	I	P0[0]	Analog Column Mux IP and ADC IP
25	10	I	P0[2]	Analog Column Mux IP and ADC IP
26	10	Ι	P0[4]	Analog Column Mux IP and ADC IP
27	10	I	P0[6]	Analog Column Mux IP and ADC IP
28	Pow	ver	Vdd	Supply Voltage




Figure 6. CY8C23433 28-Pin PSoC Device

LEGEND: A = Analog, I = Input, and O = Output.

Notes

Even though P3[0] is an odd port, it resides on the left side of the pinout.
 ISSP pin, which is not High Z at POR.
 Even though P3[1] is an even port, it resides on the right side of the pinout.



Register Reference

This section lists the registers of the CY8C23433 PSoC device by using mapping tables, in offset order.

Register Conventions

Abbreviations Used

The register conventions specific to this section are listed in the following table.

Table 5. Abbreviations

Convention	Description
R	Read register or bits
W	Write register or bits
L	Logical register or bits
С	Clearable register or bits
#	Access is bit specific

Register Mapping Tables

The PSoC device has a total register address space of 512 bytes. The register space is referred to as IO space and is divided into two banks. The XOI bit in the Flag register (CPU_F) determines which bank the user is currently in. When the XOI bit is set the user is in Bank 1.

Note In the following register mapping tables, blank fields are reserved and must not be accessed.



Table 6. Register Map Bank 0 Table: User Space

	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
PRT0DR	00	RW		40			80			C0	
PRTOIE	01	RW		41			81			C1	
PRT0GS	02	RW		42			82			C2	
PRT0DM2	03	RW		43			83			C3	
PRT1DR	04	RW		44		ASD11CR0	84	RW		C4	
PRT1IE	05	RW		45		ASD11CR1	85	RW		C5	
PRT1GS	06	RW		46		ASD11CR2	86	RW		C6	
PRT1DM2	07	RW		47		ASD11CR3	87	RW		C7	
PRT2DR	08	RW RW		48			88			C8	
PRT2IE	09			49			89			C9	
PRT2GS PRT2DM2	0A 0B	RW		4A			8A			CA CB	
PRT2DM2 PRT3DR	0B 0C	RW RW		4B			8B			CB	
PRT3DR		RW		4C 4D	-		8C 8D			CD	
PRT3GS	0D 0E	RW		4D 4E			8D 8E			CD	
PRT3DM2	0E 0F	RW		4E 4F			8F			CE	
PRIJDIVIZ	10	RW		4F 50			90				
	10						90		-		
	11			51 52			91		-	D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA	
	12			52			92				-
	13			53	-	ASC21CR0	93	RW			
	14			55	-	ASC21CR0 ASC21CR1	94	RW			
	15			55	-	ASC21CR1 ASC21CR2	95	RW	I2C_CFG		RW
	10			57	-	ASC21CR2 ASC21CR3	90	RW	I2C_SCR		#
	17			58	-	ASCZICKS	97	R.VV	12C_DR		# RW
	10			59			90		I2C_DR I2C_MSCR		#
	19 1A			5A			99 9A		INT_CLR0	-	# RW
	1B			5A 5B			9B		INT_CLR1	DB	RW
	1D 1C			5C			9D 9C			DD	
	10 1D			5D			9D		INT_CLR3	DD	RW
	1E			5E			9E		INT_MSK3	DE	RW
	1E			5F			9F			DF	1.000
DBB00DR0	20	#	AMX_IN	60	RW		A0		INT_MSK0	E0	RW
DBB00DR1	21	Ŵ		61			A1		INT_MSK1	E1	RW
DBB00DR2	22	RW		62			A2		INT_VC	E2	RC
DBB00CR0	23	#	ARF_CR	63	RW		A3		RES_WDT	E3	W
DBB01DR0	24	#	CMP_CR0	64	#		A4		DEC_DH	E4	RC
DBB01DR1	25	W	ASY_CR	65	#		A5		DEC_DL	E5	RC
DBB01DR2	26	RW	CMP_CR1	66	RW		A6		DEC_CR0	E6	RW
DBB01CR0	27	#	SARADC_DL	67	RW		A7		DEC_CR1	E7	RW
DCB02DR0	28	#		68			A8		MUL0_X	E8	W
DCB02DR1	29	W	SARADC_C0	69	#		A9		MUL0_Y	E9	W
DCB02DR2	2A	RW	SARADC_C1	6A	RW		AA		MUL0_DH	EA	R
DCB02CR0	2B	#		6B			AB		MUL0_DL	EB	R
DCB03DR0	2C	#	TMP_DR0	6C	RW		AC		ACC0_DR1	EC	RW
DCB03DR1	2D	W	TMP_DR1	6D	RW		AD		ACC0_DR0	ED	RW
DCB03DR2	2E	RW	TMP_DR2	6E	RW		AE		ACC0_DR3	EE	RW
DCB03CR0	2F	#	TMP_DR3	6F	RW		AF		ACC0_DR2	EF	RW
	30		ACB00CR3	70	RW	RDIORI	B0	RW		F0	
	31		ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
	32		ACB00CR1	72	RW	RDI0IS	B2	RW		F2	
	33		ACB00CR2	73	RW	RDI0LT0	B3	RW		F3	
	34		ACB01CR3	74	RW	RDI0LT1	B4	RW		F4	
	35		ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
	36		ACB01CR1 *	76	RW	RDI0RO1	B6	RW		F6	
	37		ACB01CR2 *	77	RW		B7		CPU_F	F7	RL
	38			78			B8			F8	
	39			79			B9			F9	
	ЗA			7A			BA			FA	
	3B			7B			BB			FB	
	3C			7C			BC			FC	1
	3D			7D			BD			FD	

Gray fields are reserved. # Access is bit specific.



Table 6. Register Map Bank 0 Table: User Space (continued)

Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
	3E			7E			BE		CPU_SCR1	FE	#
	3F			7F			BF		CPU_SCR0	FF	#

Gray fields are reserved. # Access is bit specific.

Table 7. Register Map Bank 1 Table: Configuration Space

Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
PRT0DM0	00	RW		40			80			C0	
PRT0DM1	01	RW		41			81			C1	
PRT0IC0	02	RW		42			82			C2	
PRTOIC1	03	RW		43			83	514/		C3	
PRT1DM0	04	RW		44		ASD11CR0	84	RW		C4	
PRT1DM1	05	RW		45		ASD11CR1	85	RW		C5	
PRT1IC0	06	RW		46		ASD11CR2	86	RW		C6	
PRT1IC1	07	RW		47		ASD11CR3	87	RW		C7	
PRT2DM0	08	RW		48			88			C8	
PRT2DM1	09	RW		49			89			C9	
PRT2IC0	0A	RW		4A			8A			CA	
PRT2IC1	0B	RW		4B			8B			CB	
PRT3DM0	0C	RW		4C			8C			CC	
PRT3DM1	0D	RW		4D			8D			CD	
PRT3IC0 PRT3IC1	0E 0F	RW RW		4E 4F			8E 8F			CE CF	
PRIJICI		RW									D\//
	10			50			90		GDI_O_IN	D0	RW
	11			51			91		GDI_E_IN	D1	RW
	12 13			52			92 93		GDI_O_OU	D2	RW
				53		ASC040D0			GDI_E_OU	D3	RW
	14			54		ASC21CR0	94	RW		D4	
	15			55		ASC21CR1	95	RW		D5	
	16			56		ASC21CR2	96	RW		D6	
	17 18			57		ASC21CR3	97	RW		D7	
				58			98			D8	
	19			59			99			D9	
	1A 1D			5A			9A 9B			DA	
	1B			5B						DB DC	
	1C			5C			9C 9D			DD	D\//
	1D			5D					OSC_GO_EN	DD	RW
	1E			5E			9E		OSC_CR4	DE	RW
DDDOOFN	1F 20			5F	DW		9F		OSC_CR3	E0	RW RW
DBB00FN DBB00IN	20	RW RW	CLK_CR0	60	RW RW		A0 A1		OSC_CR0	E0 E1	RW
			CLK_CR1	61					OSC_CR1		
DBB00OU	22 23	RW	ABF_CR0	62	RW		A2		OSC_CR2	E2	RW
DBB01FN		D\//	AMD_CR0	63 64	RW		A3		VLT_CR	E3 E4	RW R
DBB01FN DBB01IN	24 25	RW RW		65			A4 A5		VLT_CMP	E4 E5	ĸ
DBB0110U	25	RW	AMD_CR1	66	RW		A5 A6			E5 E6	
DBB0100	20	RW	ALT_CR0	67	RW		A0 A7			E0 E7	
DCB02FN	28	RW	ALI_ORU	68		SARADC_TRS	A	RW	IMO_TR	E8	W
DCB02IN DCB02IN	20	RW		69		SARADC_TRCL	A0 A9	RW	ILO_TR	E9	W
DCB020U	29 2A	RW		6A		SARADC_TROL	AB	RW	BDG_TR	EA	RW
DCB0200	2A 2B	IX V		6B		SARADC_C2	AA	#	ECO_TR	EB	W
DCB03FN	2B 2C	RW	TMP_DR0	6C	RW	SARADC_C2 SARADC_LCR	AD	# RW	L00_1K	EC	vv
DCB03FN DCB03IN	2C 2D	RW	TMP_DR0 TMP_DR1	6C 6D	RW	SANADO_LOR	AC	IX V V		ED	
DCB030U	2D 2E	RW	TMP_DR1 TMP_DR2	6E	RW		AD			ED	
200000	2E 2F	1.1.1	TMP_DR3	6E	RW		AE			EF	
	30		ACB00CR3	70	RW	RDIORI	B0	RW		F0	
	30		ACB00CR3	70	RW	RDIOSYN	B0 B1	RW		F0 F1	
	31		ACB00CR0	71	RW	RDI0IS	B1 B2	RW		F2	
	33		ACB00CR1	72	RW	RDIOLTO	B2 B3	RW		F3	
	33		ACB01CR3	73	RW	RDI0LT1	B3 B4	RW		F4	
	54		cific.	74	11.00	NDIVET I		1110		14	



Table 7. Register Map Bank 1 Table: Configuration Space (continued)

Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
	35		ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
	36		ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	
	37		ACB01CR2 *	77	RW		B7		CPU_F	F7	RL
	38			78			B8			F8	
	39			79			B9			F9	
	ЗA			7A			BA		FLS_PR1	FA	RW
	3B			7B			BB			FB	
	3C			7C			BC			FC	
	3D			7D			BD			FD	
	3E			7E			BE		CPU_SCR1	FE	#
	3F			7F			BF		CPU_SCR0	FF	#

Gray fields are reserved. # Access is bit specific.



Electrical Specifications

This section presents the DC and AC electrical specifications of the CY8C23433 PSoC device. For the latest electrical specifications, visit http://www.cypress.com/psoc. Specifications are valid for -40°C \leq T_A \leq 85°C and T_J \leq 100°C, except where noted. Refer to Table 22 on page 25 for the electrical specifications on the internal main oscillator (IMO) using SLIMO mode.




Figure 7. Voltage versus CPU Frequency

Figure 8. IMO Frequency Trim Options

The following table lists the units of measure that are used in this section.

Table 8. Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure
°C	degree Celsius	μW	micro watts
dB	decibels	mA	milli-ampere
fF	femto farad	ms	milli-second
Hz	hertz	mV	milli-volts
KB	1024 bytes	nA	nano ampere
Kbit	1024 bits	ns	nanosecond
kHz	kilohertz	nV	nanovolts
kΩ	kilohm	W	ohm
MHz	megahertz	pА	pico ampere
MΩ	megaohm	pF	pico farad
μΑ	micro ampere	рр	peak-to-peak
μF	micro farad	ppm	parts per million
μΗ	micro henry	ps	picosecond
μs	microsecond	sps	samples per second
μV	micro volts	S	sigma: one standard deviation
μVrms	micro volts root-mean-square	V	volts



Absolute Maximum Ratings

Symbol	Description	Min	Тур	Max	Units	Notes
T _{STG}	Storage Temperature	-55	25	+100	°C	Higher storage temperatures reduce data retention time. Recommended storage temperature is +25°C ± 25°C. Extended duration storage temperatures above 65°C degrade reliability.
T _A	Ambient Temperature with Power Applied	-40	-	+85	°C	
Vdd	Supply Voltage on Vdd Relative to Vss	-0.5	-	+6.0	V	
V _{IO}	DC Input Voltage	Vss - 0.5	-	Vdd + 0.5	V	
V _{IOZ}	DC Voltage Applied to Tri-state	Vss - 0.5	-	Vdd + 0.5	V	
I _{MIO}	Maximum Current into any Port Pin	-25	-	+50	mA	
ESD	Electro Static Discharge Voltage	2000	-	-	V	Human Body Model ESD.
LU	Latch-up Current	_	—	200	mA	

Operating Temperature

Symbol	Description	Min	Тур	Max	Units	Notes
T _A	Ambient Temperature	-40	-	+85	°C	
Тј	Junction Temperature	-40	-	+100		The temperature rise from ambient to junction is package specific. See Thermal Imped- ances by Package on page 35. The user must limit the power consumption to comply with this requirement.



DC Electrical Characteristics

DC Chip-Level Specifications

The following table lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 9. DC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Vdd	Supply Voltage	3.0	-	5.25	V	See DC POR and LVD Specifications on page 22.
I _{DD}	Supply Current	-	5	8	mA	Conditions are Vdd = 5.0V, $T_A = 25 ^{\circ}$ C, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, analog power = off. SLIMO mode = 0. IMO = 24 MHz.
I _{DD3}	Supply Current	-	3.3	6.0	mA	Conditions are Vdd = $3.3V$, $T_A = 25 ^{\circ}$ C, CPU = $3 $ MHz, SYSCLK doubler disabled, VC1 = $1.5 $ MHz, VC2 = $93.75 $ kHz, VC3 = $93.75 $ kHz, analog power = off. SLIMO mode = $0. $ IMO = $24 $ MHz.
I _{SB}	Sleep (Mode) Current with POR, LVD, Sleep Timer, and WDT. ^[8]	-	3	6.5	μA	Conditions are with internal slow speed oscillator, Vdd = $3.3V$, $-40 ^{\circ}\text{C} \le T_A \le 55^{\circ}\text{C}$, analog power = off.
I _{SBH}	Sleep (Mode) Current with POR, LVD, Sleep Timer, and WDT at high temperature. ^[8]	-	4	25	μA	Conditions are with internal slow speed oscillator, Vdd = 3.3 V, 55 °C < $T_A \le 85$ °C, analog power = off.
I _{SBXTL}	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and external crystal. ^[8]	-	4	7.5	μA	Conditions are with properly loaded, 1 μ W max, 32.768 kHz crystal. Vdd = 3.3V, -40 °C \leq T _A \leq 55°C, analog power = off.
I _{SBXTLH}	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and external crystal at high temperature. ^[8]	-	5	26	μA	Conditions are with properly loaded, 1μ W max, 32.768 kHz crystal. Vdd = 3.3 V, 55 °C < T _A \leq 85°C, analog power = off.
V _{REF}	Reference Voltage (Bandgap)	1.28	1.30	1.33	V	Trimmed for appropriate Vdd. Vdd > 3.0V.

Note

Standby current includes all functions (POR, LVD, WDT, Sleep Time) needed for reliable system operation. This must be compared with devices that have similar functions enabled.



DC General Purpose IO Specifications

The following table lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Symbol	Description	Min	Тур	Max	Units	Notes
R _{PU}	Pull up Resistor	4	5.6	8	kΩ	
R _{PD}	Pull down Resistor	4	5.6	8	kΩ	
V _{OH}	High Output Level	Vdd - 1.0	-	_	V	IOH = 10 mA, Vdd = 4.75 to 5.25V (maximum 40 mA on even port pins (for example, P0[2], P1[4]), maximum 40 mA on odd port pins (for example, P0[3], P1[5])). 80 mA maximum combined IOH budget.
V _{OL}	Low Output Level	-	-	0.75	V	IOL = 25 mA, Vdd = 4.75 to 5.25V (maximum 100 mA on even port pins (for example, P0[2], P1[4]), maximum 100 mA on odd port pins (for example, P0[3], P1[5])). 100 mA maximum combined IOH budget.
V _{IL}	Input Low Level	-	-	0.8	V	Vdd = 3.0 to 5.25.
V _{IH}	Input High Level	2.1	-		V	Vdd = 3.0 to 5.25.
V _H	Input Hysterisis	-	60	-	mV	
IIL	Input Leakage (Absolute Value)	-	1	-	nA	Gross tested to 1 µA.
C _{IN}	Capacitive Load on Pins as Input	-	3.5	10	pF	Package and pin dependent. Temp = 25°C.
C _{OUT}	Capacitive Load on Pins as Output	_	3.5	10	pF	Package and pin dependent. Temp = 25°C.



DC Operational Amplifier Specifications

The following table lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

The Operational Amplifier is a component of both the Analog Continuous Time PSoC blocks and the Analog Switched Cap PSoC blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 11.	5V DC Operational Amplifier	Specifications
		opcontoutions

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOA}	Input Offset Voltage (absolute value) Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High	_ _ _	1.6 1.3 1.2	10 8 7.5	mV mV mV	
TCV _{OSOA}	Average Input Offset Voltage Drift	-	7.0	35.0	μV/ºC	
I _{EBOA}	Input Leakage Current (Port 0 Analog Pins)	-	20	-	pА	Gross tested to 1 µA.
C _{INOA}	Input Capacitance (Port 0 Analog Pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25°C.
V _{CMOA}	Common Mode Voltage Range Common Mode Voltage Range (high power or high opamp bias)	0.0 0.5	-	Vdd Vdd - 0.5	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
G _{OLOA}	Open Loop Gain Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High	60 60 80	-	_	dB	Specification is applicable at high power. For all other bias modes (except high power, high opamp bias), minimum is 60 dB.
Vohighoa	High Output Voltage Swing (internal signals) Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High	Vdd - 0.2 Vdd - 0.2 Vdd - 0.5	- - -	- - -	V V V	
V _{olowoa}	Low Output Voltage Swing (internal signals) Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High	_ _ _	- - -	0.2 0.2 0.5	V V V	
I _{SOA}	Supply Current (including associated AGND buffer) Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = Low Power = Medium, Opamp Bias = High Power = High, Opamp Bias = Low Power = High, Opamp Bias = High	- - - -	2400	400 800 1600 3200 6400	μΑ μΑ μΑ μΑ μΑ	
PSRR _{OA}	Supply Voltage Rejection Ratio	52	80	_	dB	$\label{eq:Vss} \begin{array}{l} Vss \leq VIN \leq (Vdd \mbox{ - 2.25}) \mbox{ or } \\ (Vdd \mbox{ - 1.25V}) \leq VIN \leq Vdd. \end{array}$



Table 12. 3.3V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOA}	Input Offset Voltage (absolute value) Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = High High Power is 5 Volts Only	-	1.65 1.32	10 8	mV mV	
TCV _{OSOA}	Average Input Offset Voltage Drift	-	7.0	35.0	μV/ºC	
I _{EBOA}	Input Leakage Current (Port 0 Analog Pins)	-	20	-	pА	Gross tested to 1 µA.
C _{INOA}	Input Capacitance (Port 0 Analog Pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25°C.
V _{CMOA}	Common Mode Voltage Range	0.2	-	Vdd - 0.2	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
G _{OLOA}	Open Loop Gain Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = Low Power = High, Opamp Bias = Low	60 60 80	-	_	dB	Specification is applicable at high power. For all other bias modes (except high power, high opamp bias), minimum is 60 dB.
V _{OHIGHOA}	High Output Voltage Swing (internal signals) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = Low Power = High is 5V only	Vdd - 0.2 Vdd - 0.2 Vdd - 0.2		_ _ _	V V V	
V _{OLOWOA}	Low Output Voltage Swing (internal signals) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = Low Power = High, Opamp Bias = Low	- - -	- - -	0.2 0.2 0.2	V V V	
I _{SOA}	Supply Current (including associated AGND buffer) Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = Low Power = Medium, Opamp Bias = High Power = High, Opamp Bias = Low Power = High, Opamp Bias = High	- - - -	2400	400 800 1600 3200 6400	μΑ μΑ μΑ μΑ μΑ	
PSRR _{OA}	Supply Voltage Rejection Ratio	52	80	_	dB	$\label{eq:Vss} \begin{array}{l} Vss \leq VIN \leq (Vdd \mbox{ - 2.25}) \mbox{ or } \\ (Vdd \mbox{ - 1.25V}) \leq VIN \leq Vdd. \end{array}$

DC Low Power Comparator Specifications

The following table lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 13.	DC Low Power	Comparator	Specifications
-----------	--------------	------------	----------------

Symbol	Description	Min	Тур	Max	Units
V _{REFLPC}	Low power comparator (LPC) reference voltage range	0.2	-	Vdd - 1	V
I _{SLPC}	LPC supply current	-	10	40	μΑ
V _{OSLPC}	LPC voltage offset	-	2.5	30	mV



DC Analog Output Buffer Specifications

The following table lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 14. 5V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOB}	Input Offset Voltage (Absolute Value)	-	3	12	mV	
TCV _{OSOB}	Average Input Offset Voltage Drift	-	+6	-	μV/°C	
V _{CMOB}	Common-Mode Input Voltage Range	0.5	-	Vdd - 1.0	V	
R _{OUTOB}	Output Resistance Power = Low Power = High	-	1 1	-	W W	
V _{OHIGHOB}	High Output Voltage Swing (Load = 32 ohms to Vdd/2) Power = Low Power = High	0.5 x Vdd + 1.1 0.5 x Vdd + 1.1			V V	
V _{OLOWOB}	Low Output Voltage Swing (Load = 32 ohms to Vdd/2) Power = Low Power = High			0.5 x Vdd - 1.3 0.5 x Vdd - 1.3	V V	
I _{SOB}	Supply Current Including Bias Cell (No Load) Power = Low Power = High	-	1.1 2.6	5.1 8.8	mA mA	
PSRR _{OB}	Supply Voltage Rejection Ratio	52	64	_	dB	V _{OUT} > (Vdd - 1.25).

Table 15. 3.3V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOB}	Input Offset Voltage (Absolute Value)	-	3	12	mV	
TCV _{OSOB}	Average Input Offset Voltage Drift	-	+6	-	μV/°C	
V _{CMOB}	Common-Mode Input Voltage Range	0.5	-	Vdd - 1.0	V	
R _{OUTOB}	Output Resistance Power = Low Power = High		1 1		W W	
V _{OHIGHOB}	High Output Voltage Swing (Load = 1k ohms to Vdd/2) Power = Low Power = High	0.5 x Vdd + 1.0 0.5 x Vdd + 1.0			V V	
V _{OLOWOB}	Low Output Voltage Swing (Load = 1k ohms to Vdd/2) Power = Low Power = High		_	0.5 x Vdd - 1.0 0.5 x Vdd - 1.0	V V	
I _{SOB}	Supply Current Including Bias Cell (No Load) Power = Low Power = High	_	0.8 2.0	2.0 4.3	mA mA	
PSRR _{OB}	Supply Voltage Rejection Ratio	52	64	-	dB	V _{OUT} > (Vdd - 1.25).



DC Analog Reference Specifications

The following table lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

The guaranteed specifications are measured through the Analog Continuous Time PSoC blocks. The power levels for AGND refer to the power of the Analog Continuous Time PSoC block. The power levels for RefHi and RefLo refer to the Analog Reference Control register. The limits stated for AGND include the offset error of the AGND buffer local to the Analog Continuous Time PSoC block. Reference control power is high.

Symbol	Description	ion Min Typ		Max	Units	
BG	Bandgap Voltage Reference	1.28	1.30	1.33	V	
-	AGND = Vdd/2	Vdd/2 - 0.04	Vdd/2 - 0.01	Vdd/2 + 0.007	V	
-	AGND = 2 x BandGap	2 x BG - 0.048	2 x BG - 0.030	2 x BG + 0.024	V	
-	AGND = P2[4] (P2[4] = Vdd/2)	P2[4] - 0.011	P2[4]	P2[4] + 0.011	V	
-	AGND = BandGap	BG - 0.009	BG + 0.008	BG + 0.016	V	
-	AGND = 1.6 x BandGap	1.6 x BG - 0.022	1.6 x BG - 0.010	1.6 x BG + 0.018	V	
_	AGND Block to Block Variation (AGND = Vdd/2)	-0.034	0.000	0.034	V	
-	RefHi = Vdd/2 + BandGap	Vdd/2 + BG - 0.10	Vdd/2 + BG	Vdd/2 + BG + 0.10	V	
-	RefHi = 3 x BandGap	3 x BG - 0.06	3 x BG	3 x BG + 0.06	V	
_	RefHi = 2 x BandGap + P2[6] (P2[6] = 1.3V)	2 x BG + P2[6] - 0.113	2 x BG + P2[6] - 0.018	2 x BG + P2[6] + 0.077	V	
-	RefHi = P2[4] + BandGap (P2[4] = Vdd/2)	P2[4] + BG - 0.130	P2[4] + BG - 0.016	P2[4] + BG + 0.098	V	
_	RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)	P2[4] + P2[6] - 0.133	P2[4] + P2[6] - 0.016	P2[4] + P2[6]+ 0.100	V	
_	RefHi = 3.2 x BandGap	3.2 x BG - 0.112	3.2 x BG	3.2 x BG + 0.076	V	
_	RefLo = Vdd/2 – BandGap	Vdd/2 - BG - 0.04	Vdd/2 - BG + 0.024	Vdd/2 - BG + 0.04	V	
-	RefLo = BandGap	BG - 0.06	BG	BG + 0.06	V	
_	RefLo = 2 x BandGap - P2[6] (P2[6] = 1.3V)	2 x BG - P2[6] - 0.084	2 x BG - P2[6] + 0.025	2 x BG - P2[6] + 0.134	V	
_	RefLo = P2[4] – BandGap (P2[4] = Vdd/2)	P2[4] - BG - 0.056	P2[4] - BG + 0.026	P2[4] - BG + 0.107	V	
—	RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)	P2[4] - P2[6] - 0.057	P2[4] - P2[6] + 0.026	P2[4] - P2[6] + 0.110	V	

Table 16. 5V DO	Analog	Reference	Specifications
-----------------	--------	-----------	----------------

Table 17.	3.3V DC Analog Reference Specifications
-----------	-----------------------------------------

Symbol	Description	Min	Тур	Max	Units		
BG	Bandgap Voltage Reference	1.28	1.30	1.33	V		
-	AGND = Vdd/2	Vdd/2 - 0.03	Vdd/2 - 0.01	Vdd/2 + 0.005	V		
-	AGND = 2 x BandGap	Not Allowed					
-	AGND = P2[4] (P2[4] = Vdd/2)	P2[4] - 0.008	P2[4] + 0.001	P2[4] + 0.009	V		
_	AGND = BandGap	BG - 0.009	BG + 0.005	BG + 0.015	V		
-	AGND = 1.6 x BandGap	1.6 x BG - 0.027	1.6 x BG - 0.010	1.6 x BG + 0.018	V		
_	AGND Column to Column Variation (AGND = Vdd/2)	-0.034 0.000		0.034	mV		
-	RefHi = Vdd/2 + BandGap	Not Allowed		·	·		
_	RefHi = 3 x BandGap	Not Allowed					



Table 17. 3.3V DC Analog Reference Specifications (continued)

Symbol	Description	Min	Тур	Max	Units
_	RefHi = 2 x BandGap + P2[6] (P2[6] = 0.5V)	Not Allowed		•	
-	RefHi = P2[4] + BandGap (P2[4] = Vdd/2)	Not Allowed			
_	RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)	P2[4] + P2[6] - 0.075	P2[4] + P2[6] - 0.009	P2[4] + P2[6] + 0.057	V
-	RefHi = 3.2 x BandGap	Not Allowed			
_	RefLo = Vdd/2 - BandGap	Not Allowed			
_	RefLo = BandGap	Not Allowed			
_	RefLo = 2 x BandGap - P2[6] (P2[6] = 0.5V)	Not Allowed			
_	RefLo = P2[4] – BandGap (P2[4] = Vdd/2)	Not Allowed			
_	RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)	P2[4] - P2[6] - 0.048	P2[4]- P2[6] + 0.022	P2[4] - P2[6] + 0.092	V

DC Analog PSoC Block Specifications

The following table lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 18. DC Analog PSoC Block Specifications

Symbol	Description	Min	Тур	Мах	Units
R _{CT}	Resistor Unit Value (Continuous Time)	-	12.2	-	kΩ
C _{SC}	Capacitor Unit Value (Switch Cap)	-	80 ^[9]	-	fF

DC POR and LVD Specifications

The following table lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Note The bits PORLEV and VM in the following table refer to bits in the VLT_CR register. See the *PSoC Mixed-Signal Array Technical Reference Manual* for more information on the VLT_CR register.


Table 19. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{PPOR1} V _{PPOR2}	Vdd Value for PPOR Trip PORLEV[1:0] = 01b PORLEV[1:0] = 10b	_	2.82 4.55	2.95 4.70	V V	Vdd must be greater than or equal to 2.5V during startup or reset from Watchdog.
$\begin{array}{c} V_{LVD1} \\ V_{LVD2} \\ V_{LVD3} \\ V_{LVD4} \\ V_{LVD5} \\ V_{LVD6} \\ V_{LVD7} \end{array}$	Vdd Value for LVD Trip VM[2:0] = 001b VM[2:0] = 010b VM[2:0] = 011b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 110b VM[2:0] = 111b	2.85 2.95 3.06 4.37 4.50 4.62 4.71	2.92 3.02 3.13 4.48 4.64 4.73 4.81	2.99 ^[10] 3.09 3.20 4.55 4.75 4.83 4.95	<pre>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>></pre>	

Notes

9. C_{SC} is a design guarantee parameter, not tested value

^{10.} Always greater than 50 mV above V_{PPOR} (PORLEV=01) for falling supply.





DC Programming Specifications

The following table lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 20. DC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Vdd _{IWRITE}	Supply Voltage for Flash Write Operations	2.7	-	-	V	
I _{DDP}	Supply Current During Programming or Verify	-	5	25	mA	
V _{ILP}	Input Low Voltage During Programming or Verify	-	-	0.8	V	
V _{IHP}	Input High Voltage During Programming or Verify	2.1	-	-	V	
I _{ILP}	Input Current when Applying Vilp to P1[0] or P1[1] During Programming or Verify	-	-	0.2	mA	Driving internal pull down resistor.
I _{IHP}	Input Current when Applying Vihp to P1[0] or P1[1] During Programming or Verify	-	-	1.5	mA	Driving internal pull down resistor.
V _{OLV}	Output Low Voltage During Programming or Verify	-	-	Vss + 0.75	V	
V _{OHV}	Output High Voltage During Programming or Verify	Vdd - 1.0	-	Vdd	V	
Flash _{ENPB}	Flash Endurance (per block)	50,000	-	_	-	Erase/write cycles per block.
Flash _{ENT}	Flash Endurance (total) ^[11]	1,800,000	-	-	-	Erase/write cycles.
Flash _{DR}	Flash Data Retention	10	-	_	Years	

Note

11. Amaximum of 36 x 50,000 block endurance cycles is allowed. This may be balanced between operations on 36x1 blocks of 50,000 maximum cycles each, 36x2 blocks of 25,000 maximum cycles each, or 36x4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36x50,000 and that no single block ever sees more than 50,000 cycles).

For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to 0xthe Flash APIs Application Note AN2015 at http://www.cypress.com under Application Notes for more information.



SAR8 ADC DC Specifications

The following table lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 21. SAR8 ADC DC Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{ADCVREF}	Reference voltage at pin P3[0] when configured as ADC reference voltage	3.0	_	5.25	V	The voltage level at P3[0] (when configured as ADC reference voltage) must always be maintained to be less than chip supply voltage level on Vdd pin. V _{ADCVREF} < Vdd.
I _{ADCVREF}	Current when P3[0] is configured as ADC $\mathrm{V}_{\mathrm{REF}}$	3	-	-	mA	
INL	Integral Non-linearity	-1.5	-	+1.5	LSB	
INL (limited range)	Integral Non-linearity accommodating a shift in the offset at 0x80	-1.2 ^[12]	_	+1.2	LSB	The maximum LSB is over a sub-range not exceeding 1/16 of the full-scale range.0x7F and 0x80 points specs are excluded here
DNL	Differential Non-linearity	-2.3	-	+2.3	LSB	ADC conversion is monotonic over full range
DNL (limited range)	Differential Non-linearity excluding 0x7F-0x80 transition	-1	_	+1	LSB	ADC conversion is monotonic over full range.0x7F to 0x80 transition specs are excluded here.

Notes

12. SAR converters require a stable input voltage during the sampling period. If the voltage into the SAR8 changes by more than 1 LSB during the sampling period then the accuracy specifications may not be met



AC Electrical Characteristics

AC Chip-Level Specifications

The following table lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Symbol	Description	Min	Тур	Max	Units	Notes
F _{IMO24}	Internal Main Oscillator Frequency for 24 MHz	23.4	24	24.6 ^{[13],[14],[15]}	MHz	Trimmed for 5V or 3.3V operation using factory trim values. See Figure 8 on page 14. SLIMO mode = 0.
F _{IMO6}	Internal Main Oscillator Frequency for 6 MHz	5.75	6	6.35 ^{[13],[14],[15]}	MHz	Trimmed for 5V or 3.3V operation using factory trim values. See Figure 8 on page 14. SLIMO mode = 1.
F _{CPU1}	CPU Frequency (5V Nominal)	0.093	24	24.6 ^{[13],[14]}	MHz	
F _{CPU2}	CPU Frequency (3.3V Nominal)	0.093	12	12.3 ^{[13],[14]}	MHz	
F _{48M}	Digital PSoC Block Frequency	0	48	49.2 ^{[13],[14],[16]}	MHz	Refer to the AC Digital Block Specifications.
F _{24M}	Digital PSoC Block Frequency	0	24	24.6 ^{[14],[16]}	MHz	
F _{32K1}	Internal Low Speed Oscillator Frequency	15	32	75	kHz	
F _{32K2}	External Crystal Oscillator	-	32.768	-	kHz	Accuracy is capacitor and crystal dependent. 50% duty cycle.
F _{PLL}	PLL Frequency	-	23.986	-	MHz	Is a multiple (x732) of crystal frequency.
Jitter24M2	24 MHz Period Jitter (PLL)	-	-	600	ps	
T _{PLLSLEW}	PLL Lock Time	0.5	-	10	ms	
T _{PLLSLEWSLOW}	PLL Lock Time for Low Gain Setting	0.5	-	50	ms	
T _{OS}	External Crystal Oscillator Startup to 1%	-	1700	2620	ms	
T _{OSACC}	External Crystal Oscillator Startup to 100 ppm	-	2800	3800	ms	The crystal oscillator frequency is within 100 ppm of its final value by the end of the T_{osacc} period. Correct operation assumes a properly loaded 1 uW maximum drive level 32.768 kHz crystal. $3.0V \le Vdd \le 5.5V$, -40 $^{\circ}C \le T_A \le 85 {^{\circ}C}$.
Jitter32k	32 kHz Period Jitter	-	100		ns	
T _{XRST}	External Reset Pulse Width	10	-	-	μS	
DC24M	24 MHz Duty Cycle	40	50	60	%	
Step24M	24 MHz Trim Step Size	-	50	-	kHz	
Fout48M	48 MHz Output Frequency	46.8	48.0	49.2 ^{[13],[15]}	MHz	Trimmed. Using factory trim values.
Jitter24M1R	24 MHz Period Jitter (IMO) Root Mean Squared	-	-	600	ps	
F _{MAX}	Maximum frequency of signal on row input or row output.	-	-	12.3	MHz	
T _{RAMP}	Supply Ramp Time	0	-	-	μS	

Notes


13. 4.75V < Vdd < 5.25V.

^{14.} Accuracy derived from Internal Main Oscillator with appropriate trim for Vdd range. 15. 3.0V < Vdd < 3.6V. See Application Note AN2012 "Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation" for information on trimming for operation at 3.3V.


^{16.} See the individual user module data sheets for information on maximum frequencies for user modules.

















Figure 12. 24 MHz Period Jitter (IMO) Timing Diagram




Figure 13. 32 kHz Period Jitter (ECO) Timing Diagram






AC General Purpose IO Specifications

The following table lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 23. 5V and 3.3V AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{GPIO}	GPIO Operating Frequency	0	-	12.3	MHz	Normal Strong Mode
TRiseF	Rise Time, Normal Strong Mode, Cload = 50 pF	3	-	18	ns	Vdd = 4.5 to 5.25V, 10% - 90%
TFallF	Fall Time, Normal Strong Mode, Cload = 50 pF	2	-	18	ns	Vdd = 4.5 to 5.25V, 10% - 90%
TRiseS	Rise Time, Slow Strong Mode, Cload = 50 pF	10	27	_	ns	Vdd = 3 to 5.25V, 10% - 90%
TFallS	Fall Time, Slow Strong Mode, Cload = 50 pF	10	22	_	ns	Vdd = 3 to 5.25V, 10% - 90%

Figure 14. GPIO Timing Diagram



AC Operational Amplifier Specifications

The following table lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Settling times, slew rates, and gain bandwidth are based on the Analog Continuous Time PSoC block.

Power = High and Opamp Bias = High is not supported at 3.3V.

Symbol	Description	Min	Тур	Max	Units
T _{ROA}	Rising Settling Time from 80% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High		_ _ _	3.9 0.72 0.62	μs μs μs
T _{SOA}	Falling Settling Time from 20% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High	_ _ _	_ _ _	5.9 0.92 0.72	μs μs μs
SR _{ROA}	Rising Slew Rate (20% to 80%)(10 pF load, Unity Gain) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High	0.15 1.7 6.5		- - -	V/μs V/μs V/μs
SR _{FOA}	Falling Slew Rate (20% to 80%)(10 pF load, Unity Gain) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High	0.01 0.5 4.0			V/μs V/μs V/μs
BW _{OA}	Gain Bandwidth Product Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High	0.75 3.1 5.4		_ _ _	MHz MHz MHz



Table 25. 3.3V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units
T _{ROA}	Rising Settling Time from 80% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High	-	-	3.92 0.72	μs μs
T _{SOA}	Falling Settling Time from 20% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High	-	-	5.41 0.72	μs μs
SR _{ROA}	Rising Slew Rate (20% to 80%)(10 pF load, Unity Gain) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High	0.31 2.7	-	-	V/μs V/μs
SR _{FOA}	Falling Slew Rate (20% to 80%)(10 pF load, Unity Gain) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High	0.24 1.8	-	-	V/μs V/μs
BW _{OA}	Gain Bandwidth Product Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High	0.67 2.8			MHz MHz



When bypassed by a capacitor on P2[4], the noise of the analog ground signal distributed to each block is reduced by a factor of up to 5 (14 dB). This is at frequencies above the corner frequency defined by the on-chip 8.1k resistance and the external capacitor.





Figure 15. Typical AGND Noise with P2[4] Bypass

At low frequencies, the opamp noise is proportional to 1/f, power independent, and determined by device geometry. At high frequencies, increased power level reduces the noise spectrum level.

Figure 16. Typical Opamp Noise





AC Low Power Comparator Specifications

The following table lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 26. AC Low Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{RLPC}	LPC response time	-	-	50	μs	\geq 50 mV overdrive comparator reference set within V _{REFLPC} .

AC Digital Block Specifications

The following table lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 27. 5V and 3.3V AC Digital Block Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Timer	Capture Pulse Width	50 ^[17]	-	-	ns	
	Maximum Frequency, No Capture	—	-	49.2	MHz	4.75V < Vdd < 5.25V.
	Maximum Frequency, With Capture	-	-	24.6	MHz	
Counter	Enable Pulse Width	50 ^[17]	-	-	ns	
	Maximum Frequency, No Enable Input	_	-	49.2	MHz	4.75V < Vdd < 5.25V.
	Maximum Frequency, Enable Input	_	-	24.6	MHz	
Dead Band	Kill Pulse Width:			•	•	
	Asynchronous Restart Mode	20	_	-	ns	
	Synchronous Restart Mode	50 ^[17]	-	-	ns	
	Disable Mode	50 ^[17]	-	-	ns	
	Maximum Frequency	—	_	49.2	MHz	4.75V < Vdd < 5.25V.
CRCPRS (PRS Mode)	Maximum Input Clock Frequency	-	-	49.2	MHz	4.75V < Vdd < 5.25V.
CRCPRS (CRC Mode)	Maximum Input Clock Frequency	-	-	24.6	MHz	
SPIM	Maximum Input Clock Frequency	-	-	8.2	MHz	Maximum data rate at 4.1 MHz due to 2 x over clocking.
SPIS	Maximum Input Clock Frequency	-	-	4.1	MHz	
	Width of SS_ Negated Between Transmissions	50 ^[17]	-	-	ns	
Transmitter	Maximum Input Clock Frequency	-	-	24.6	MHz	Maximum data rate at 3.08 MHz due to 8 x over clocking.
	Maximum Input Clock Frequency with Vdd \geq 4.75V, 2 Stop Bits	-	-	49.2	MHz	Maximum data rate at 6.15 MHz due to 8 x over clocking.
Receiver	Maximum Input Clock Frequency	-	-	24.6	MHz	Maximum data rate at 3.08 MHz due to 8 x over clocking.
	Maximum Input Clock Frequency with Vdd \geq 4.75V, 2 Stop Bits	-	-	49.2	MHz	Maximum data rate at 6.15 MHz due to 8 x over clocking.

Note 17.50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).



AC Analog Output Buffer Specifications

The following table lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 28. 5V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units
Т _{ROB}	Rising Settling Time to 0.1%, 1V Step, 100pF Load Power = Low Power = High	-	-	2.5 2.5	μs μs
Т _{SOB}	Falling Settling Time to 0.1%, 1V Step, 100pF Load Power = Low Power = High	-	-	2.2 2.2	μs μs
SR _{ROB}	Rising Slew Rate (20% to 80%), 1V Step, 100pF Load Power = Low Power = High	0.65 0.65	-		V/μs V/μs
SR _{FOB}	Falling Slew Rate (80% to 20%), 1V Step, 100pF Load Power = Low Power = High	0.65 0.65	-		V/μs V/μs
BW _{OB}	Small Signal Bandwidth, 20mV _{pp} , 3dB BW, 100pF Load Power = Low Power = High	0.8 0.8	-		MHz MHz
BW _{OB}	Large Signal Bandwidth, 1V _{pp} , 3dB BW, 100pF Load Power = Low Power = High	300 300	-		kHz kHz

Table 29. 3.3V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units
Т _{ROB}	Rising Settling Time to 0.1%, 1V Step, 100pF Load Power = Low Power = High	-		3.8 3.8	μs μs
Т _{SOB}	Falling Settling Time to 0.1%, 1V Step, 100pF Load Power = Low Power = High			2.6 2.6	μs μs
SR _{ROB}	Rising Slew Rate (20% to 80%), 1V Step, 100pF Load Power = Low Power = High	0.5 0.5			V/μs V/μs
SR _{FOB}	Falling Slew Rate (80% to 20%), 1V Step, 100pF Load Power = Low Power = High	0.5 0.5			V/μs V/μs
BW _{OB}	Small Signal Bandwidth, 20mV _{pp} , 3dB BW, 100pF Load Power = Low Power = High	0.7 0.7			MHz MHz
BW _{OB}	Large Signal Bandwidth, 1V _{pp} , 3dB BW, 100pF Load Power = Low Power = High	200 200			kHz kHz



AC External Clock Specifications

The following table lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 30. 5V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units
F _{OSCEXT}	Frequency	0.093	_	24.6	MHz
-	High Period	20.6	-	5300	ns
-	Low Period	20.6	_	-	ns
-	Power Up IMO to Switch	150	_	-	μS

Table 31. 3.3V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units
FOSCEXT	Frequency with CPU Clock divide by 1 ^[18]	0.093	-	12.3	MHz
F _{OSCEXT}	Frequency with CPU Clock divide by 2 or greater ^[19]	0.186	-	24.6	MHz
-	High Period with CPU Clock divide by 1	41.7	-	5300	ns
-	Low Period with CPU Clock divide by 1	41.7	-	-	ns
_	Power Up IMO to Switch	150	-	-	μs

AC Programming Specifications

The following table lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 32. AC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{RSCLK}	Rise Time of SCLK	1	-	20	ns	
T _{FSCLK}	Fall Time of SCLK	1	-	20	ns	
T _{SSCLK}	Data Set up Time to Falling Edge of SCLK	40	-	-	ns	
T _{HSCLK}	Data Hold Time from Falling Edge of SCLK	40	-	-	ns	
F _{SCLK}	Frequency of SCLK	0	-	8	MHz	
T _{ERASEB}	Flash Erase Time (Block)	-	20	-	ms	
T _{WRITE}	Flash Block Write Time	-	20	-	ms	
T _{DSCLK}	Data Out Delay from Falling Edge of SCLK	-	-	45	ns	Vdd > 3.6
T _{DSCLK3}	Data Out Delay from Falling Edge of SCLK	-	-	50	ns	$3.0 \leq Vdd \leq 3.6$

SAR8 ADC AC Specifications

The following table lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 33. SAR8 ADC AC Specifications^[20]

Symbol	Description	Min	Тур	Max	Units
Freq ₃	Input clock frequency 3V	-	-	3.075	MHz
Freq ₅	Input clock frequency 5V	_	1	3.075	MHz

Notes

^{18.} Maximum CPU frequency is 12 MHz at 3.3V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements. 19. If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider ensures that the

fifty percent duty cycle requirement is met. 20. The max sample rate in this R2R ADC is 3.0/8=375KSPS



AC I²C Specifications


The following table lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Symbol	Description	Stand	ard Mode	Fast	Units	
Symbol	Description	Min	Max	Min	Max	
F _{SCLI2C}	SCL Clock Frequency	0	100	0	400	kHz
T _{HDSTAI2C}	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.	4.0	-	0.6	-	μs
T _{LOWI2C}	LOW Period of the SCL Clock		-	1.3	-	μs
T _{HIGHI2C}	HIGH Period of the SCL Clock		-	0.6	-	μs
T _{SUSTAI2C}	Setup Time for a Repeated START Condition		-	0.6	-	μS
T _{HDDATI2C}	Data Hold Time		-	0	-	μs
T _{SUDATI2C}			-	100 ^[21]	-	ns
T _{SUSTOI2C}	Setup Time for STOP Condition		-	0.6	-	μs
T _{BUFI2C}	Bus Free Time Between a STOP and START Condition		-	1.3	-	μS
T _{SPI2C}	Pulse Width of spikes are suppressed by the input filter.	_	_	0	50	ns

Table 35. AC Characteristics of the I²C SDA and SCL Pins for Vdd < 3.0V (Fast Mode Not Supported)

Symbol	Description	Standa	ard Mode	Fast	Units		
Symbol	Description	Min	Max	Min	Max	Units	
F _{SCLI2C}	SCL Clock Frequency	0	100	-	-	kHz	
	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.	4.0	-	-	-	μS	
T _{LOWI2C}	LOW Period of the SCL Clock		-	-	-	μs	
T _{HIGHI2C}	HIGH Period of the SCL Clock		-	-	-	μs	
T _{SUSTAI2C}	Setup Time for a Repeated START Condition		-	-	-	μs	
T _{HDDATI2C}	Data Hold Time	0	-	-	-	μs	
T _{SUDATI2C}	Data Setup Time	250	-	-	-	ns	
T _{SUSTOI2C}	Setup Time for STOP Condition		-	-	-	μs	
T _{BUFI2C}	Bus Free Time Between a STOP and START Condition		-	-	-	μS	
T _{SPI2C}	Pulse Width of spikes are suppressed by the input filter.	-	-	_	-	ns	





Note

21. A Fast-Mode I2C-bus device can be used in a Standard-Mode I2C-bus system, but the requirement t_{SU;DAT} ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_{rmax} + t_{SU;DAT} = 1000 + 250 = 1250 ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.



Packaging Information

This section illustrates the packaging specifications for the CY8C23X33 PSoC device, along with the thermal impedances for each package, solder reflow peak temperature, and the typical package capacitance on crystal pins.





Figure 19. 32-Pin (5x5 mm) QFN

PART NO.	DESCRIPTION
LR32D	STANDARD
LQ32D	PB-FREE

001-42168 *A





Thermal Impedances

Capacitance on Crystal Pins

Package

32 QFN

28 SSOP

Table 37. Typical Package Capacitance on Crystal Pins

2.0 pF

2.8 pF

Package Capacitance

Table 36. Thermal Impedances by Package

Package	Typical θ _{JA} ^[22]
32 QFN	19.4 °C/W
28 SSOP	95 °C/W

Solder Reflow Peak Temperature

Following is the minimum solder reflow peak temperature to achieve good solderability.

Table 38. Solder Reflow Peak Temperature

Package	Minimum Peak Temperature ^[23]	Maximum Peak Temperature
32 QFN	240°C	260°C
28 SSOP	240°C	260°C

22. $T_J = T_A + POWER \times \theta_{JA}$.

23. Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220 ± 5°C with Sn-Pb or 245 ± 5°C with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.



Ordering Information

The following table lists the CY8C23X33 PSoC device family key package features and ordering codes.

Package	Ordering Code	Flash (Kbytes)	RAM (Bytes)	Temperature Range	Digital Blocks (Rows of 4)	Analog Blocks (Columns of 3)	Digital IO Pins	Analog Inputs	Analog Outputs	XRES Pin
32 Pin QFN	CY8C23533-24LQXI	8	256	-40°C to +85°C	4	4	26	12	2	Yes
32 Pin QFN (Tape and Reel)	CY8C23533-24LQXIT	8	256	-40°C to +85°C	4	4	26	12	2	Yes
28 Pin (210 Mil) SSOP	CY8C23433-24PVXI	8	256	-40°C to +85°C	4	4	26	12	2	No
28 Pin (210 Mil) SSOP (Tape and Reel)	CY8C23433-24PVXIT	8	256	-40°C to +85°C	4	4	26	12	2	No



Document History Page

Document Title: CY8C23433, CY8C23533 PSoC® Mixed-Signal Array Document Number: 001-44369						
Revision	ECN	Orig. of Change	Submission Date	Description of Change		
**	2044848	KIY		Datasheet creation		
*A	2482967	HMI/AESA	05/14/2008	Moved from Preliminary to Final. Part number changed to CY8C23433, CY8C23533. Adjusted placement of the block diagram; updated description of DAC; updated package pinout description, updated POR and LVD spec, Added Csc, Flash Vdd, SAR ADC spec. Updated package diagram 001-42168 to *A. Updated data sheet template.		

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products		PSoC Solutions	
PSoC	psoc.cypress.com	General	psoc.cypress.com/solutions
Clocks & Buffers	clocks.cypress.com	Low Power/Low Voltage	psoc.cypress.com/low-power
Wireless	wireless.cypress.com	Precision Analog	psoc.cypress.com/precision-analog
Memories	memory.cypress.com	LCD Drive	psoc.cypress.com/lcd-drive
Image Sensors	image.cypress.com	CAN 2.0b	psoc.cypress.com/can
		USB	psoc.cypress.com/usb

© Cypress Semiconductor Corporation, 2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-44369 Rev. *A

Revised May 14, 2008

Page 37 of 37

PSoC Designer[™], Programmable System-on-Chip[™], and PSoC Express[™] are trademarks and PSoC® is a registered trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations. Purchase of I2C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips. All products and company names mentioned in this document may be the trademarks of their respective holders.